Search results
Jump to navigation
Jump to search
- ...nsmission, [[digital filter]]s and [[digital signal processing]]. Even for designs containing a good number{{Clarify|reason=vague|date=June 2016}} of [[datapa ...tance, <math>V_{DD}</math> is the supply voltage and <math>f</math> is the clock frequency. ...5 KB (849 words) - 03:48, 26 December 2024
- ...The run-down time measurement is usually made in units of the converter's clock, so longer integration times allow for higher resolutions. Likewise, the sp ...or to allow the integrator to be reset. Inputs to the controller include a clock (used to measure time) and the output of a comparator used to detect when t ...30 KB (4,798 words) - 15:45, 8 September 2024
- ...thitrust.org/Record/000875808|title=Horologium Oscillatorium (The Pendulum Clock, or Geometrical demonstrations concerning the motion of pendula as applied ...matics 1640-1940|year=2005|chapter=Christiaan Huygens book on the pendulum clock 1673|chapter-url=https://books.google.com/books?id=UdGBy8iLpocC&pg=PA33|pub ...29 KB (4,152 words) - 19:57, 18 February 2025
- Different designs of spiral antenna can be obtained by varying number of turns for each arm, ...na may be a flat disc, with conductors resembling a pair of loosely nested clock springs, or the spirals may extend in a three-dimensional shape like a scre ...8 KB (1,210 words) - 22:06, 7 December 2024
- {{Short description|Clock type}} | image1 Clock lock.jpg ...51 KB (7,178 words) - 23:02, 2 January 2025
- ...ess to the data most-used by the CPU, permitting a faster [[clock rate|CPU clock]].<ref>{{Cite web|url=http://gec.di.uminho.pt/discip/minf/ac0102/0945CacheL ...the time, but even as researchers were investigating and proposing better designs, the need for faster memory models continued. This need resulted from the f ...24 KB (3,692 words) - 17:55, 29 January 2025
- ...sparent, or opaque) and edge-triggered ([[synchronous]], or [[clock signal|clock]]ed) circuits that store a single bit of data using [[Logic gate|gates]].<r ...es transparent, but an edge-triggered flip-flop's output only changes on a clock edge (either positive going or negative going). ...57 KB (8,881 words) - 18:46, 25 February 2025
- [[File:GB-3-Gew-Pendeluhr (Luekk).jpg|thumb|[[Pendulum clock]] driven by three weights as "gravity battery"]] An old and simple application is the [[pendulum clock]] driven by a weight, which at 1 kg and 1 m travel can store nearly 10 Newt ...21 KB (3,095 words) - 09:47, 21 August 2024
- ...is the starting phase angle of the peg, measured in radians from the 12 o'clock position to the angular position where the peg was at time zero. ...nd a moving band of paper on which the pen plotted a tidal curve. In some designs, the movable end of the line was connected instead to a dial and scale from ...26 KB (3,912 words) - 19:22, 26 February 2025
- ...nds of [[Microprocessors]] necessitated dedicated [[decoupling capacitor]] designs for power supply buses on [[printed circuit boards]].{{sfn|Hubing et al.|19 ...ccurs when the consumer switches its transistors, typically triggered by a clock signal. This dynamic current can be considerably larger than the static cur ...12 KB (1,730 words) - 07:06, 9 January 2025
- ...As a result, vacuum tubes had to be used in certain instances to drive the clock and some I/O signals.<ref>{{Cite web |title=Scientific and technical herita ...-5, 1958, eastern joint computer conference: Modern computers: Objectives, designs, applications on XX - AIEE-ACM-IRE '58 (Eastern) |chapter-url=https://dl.ac ...28 KB (3,983 words) - 23:21, 28 August 2024
- The earliest DRAMs were often synchronized with the CPU clock (clocked) and were used with early microprocessors. In the mid-1970s, DRAMs .... Constructing a memory unit of many gibibytes with a response time of one clock cycle is difficult or impossible. Today's CPUs often still have a mebibyte ...58 KB (8,028 words) - 07:06, 15 February 2025
- ...d the unique vulnerabilities of the PoS protocols. Eventually two dominant designs emerged: so called ''[[#BFT-based PoS|Byzantine fault tolerance-based]]'' a ...on the stake of the participant; the puzzle is solved if on a tick of the clock (|| is concatenation): ...22 KB (2,839 words) - 19:05, 16 January 2025
- ...last1=Blackwell |first1=Richard J. |title=Christiaan Huygens' the pendulum clock, or, Geometrical demonstrations concerning the motion of pendula as applied ...mference of a circle. From this we were led to the construction of another clock at about the same time we invented the first one. [...] I originally intend ...49 KB (7,453 words) - 00:57, 13 February 2025
- {{see also|Solar thermal energy#Dish designs}} [[File:SolarStirlingEngine.jpg|thumb|[[Solar thermal energy#Dish designs|A dish Stirling]] ]] ...93 KB (12,682 words) - 09:44, 24 February 2025
- ...''' – An ''automaton clock'' or ''automata clock'' is a type of [[striking clock]] featuring [[automaton]]s.<ref>{{Cite web | url = http://www.vam.ac.uk/content/videos/m/musical-automaton-clock/ ...86 KB (12,481 words) - 23:59, 13 February 2025
- ...rrent [[CPU]]s reach frequencies of up to 3 [[GHz]], corresponding to clock cycles of about 300 ps - the corresponding 'resolution' is only 45&nbs *pmd - camera reference designs and software (pmd[vision], including TOF modules [CamBoard]) and TOF imager ...36 KB (5,221 words) - 04:02, 28 November 2024
- ...odes. 3D ECT exploits this fringing field and expands it through 3D sensor designs that deliberately establish an [[electric field]] variation in all three di ...e sensor design and the analog design of the data acquisition system (i.e. clock speed, parallel circuitry, etc.). The potential for collecting data very qu ...39 KB (5,628 words) - 04:20, 10 February 2025
- ...ost performance out of a limited number of tubes. The major radio receiver designs, listed below, were invented during the vacuum tube era. ...ook'', p. 636-638]</ref> Its operation and advantages over the other radio designs in this section are described above in [[#The superheterodyne design|The su ...105 KB (14,930 words) - 18:29, 13 February 2025
- The commencement of up-peak may be triggered by a time clock, by the departure of a certain number of fully loaded cars leaving the lobb The commencement of down-peak may be triggered by a time clock, by the arrival of a certain number of fully loaded cars at the lobby withi ...145 KB (21,298 words) - 21:19, 22 February 2025