This file is from Wikimedia Commons and may be used by other projects.
The description on its file description page there is shown below.
This image could be re-created using vector graphics as a SVG file. This has several advantages; see Commons:Media for cleanup for more information. If a SVG form of this image is available, please upload it and afterwards replace this template with {{vector version available|new image name}}. It is recommended to name the SVG file “Clocked Synchronous circuit, clock signal, and logic gates with path delay.svg”—then the template Vector version available (or Vva) does not need the new image name parameter.
Summary
DescriptionClocked Synchronous circuit, clock signal, and logic gates with path delay.png
English: A clocked synchronous logic circuit shows a combinational logic gate within two D flip flops. The signal delay between D flip-flops is called path delay and must ensure the correct clock timing.
to share – to copy, distribute and transmit the work
to remix – to adapt the work
Under the following conditions:
attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.