This file is from Wikimedia Commons and may be used by other projects.
The description on its file description page there is shown below.
Summary
DescriptionClock gating waveform.png
English: Timing diagram illustrating the behavior of the gated clock (GCLK) in a clock gating circuit. When the control signal (CNTRL) is high, the clock is disabled and GCLK is held at a constant logic level (typically logic 0)
The person who associated a work with this deed has dedicated the work to the public domain by waiving all of their rights to the work worldwide under copyright law, including all related and neighboring rights, to the extent allowed by law. You can copy, modify, distribute and perform the work, even for commercial purposes, all without asking permission.
http://creativecommons.org/publicdomain/zero/1.0/deed.enCC0Creative Commons Zero, Public Domain Dedicationfalsefalse
Captions
Timing diagram illustrating the behavior of the gated clock (Gclock) in a clock gating circuit. When the control signal (CNTRL) is high, the clock is disabled and Gclock is held at a constant logic level (typically logic 0)